

**U.S. UTILITY Patent Application**

JC51020

<b>O.I.P.E.</b> <i>17/11/</i> <b>SCANNED</b> <i>AC/</i> <b>Q.A.</b> <i>TM</i>	<b>PATENT DATE</b>
---	--------------------

APPLICATION NO. 09/767830	CONT/PRIOR F	CLASS 287	SUBCLASS 2791 282	ART UNIT 281164 2005	EXAMINER FETTER
------------------------------	-----------------	--------------	-------------------------	----------------------------	--------------------

REPRESENTANTS  
Satoru Yamada  
Kiyonori Oyu  
Shinichiro Kimura

439 238 2812 Kennedy

670

Semiconductor integrated circuit device and process for manufacturing the same

PTO-2040  
12/89

TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	(Assistant Examiner) _____ (Date) _____			<b>NOTICE OF ALLOWANCE MAILED</b>	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No: _____ _____ _____	(Primary Examiner) _____ (Date) _____			<b>ISSUE FEE</b>	
<input type="checkbox"/> The terminal ____ months of this patent have been disclaimed.	(Legal Instruments Examiner) _____ (Date) _____			<b>ISSUE BATCH NUMBER</b>	

Form PTO-436A

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 365. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

FILED WITH:  DISK (CRF)  FICHE  CD-ROM  
(Attached in pocket on right inside flap)

**BEST AVAILABLE COPY**

(FACE)